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Chapter 1. Introduction
Testing is an important stage in the design cycle ofan integrated circuit. It is also
the most time consuming stage. Large amounts of research hasgone into simplifying the
task of the test engineer. This research has been varied ranging from developmentof test
generation tools in software to defining new design concepts with testing in perspective.
Two important developments in this direction are the Design for Testability(DFT) and the
Built-in Self Test (BIST) [6] techniques. The underlying principle in these methodsis to
integrate test principles into the design phase so that test-time is greatly reduced.Both of
the above techniques are intended to provide greater controllability andobservability of
the critical nodes in an IC. Many of the performance parameterscan be measured easily if
voltage, current or logic values can be controlledor accessed easily.
In the digital world, DF7'and BIST have become standard. Some of the notabletest
methods using DF7' and BIST techniquesare the Level Sensitive Scan Design and the
Boundary Scan Design [6]. The reason for such quick developments intest designs and
their standardization is that digital design in itself has become standardizedand modular.
Also, much research has gone into developing fault models for digital circuits.The fault
models predict the observable anomalies ina design due to the occurence of some faults in
the circuit. Fault modeling is simpler for digital circuitsas only logic values are involved.
Using these fault models, the error in a circuit can be accurately predictedeven before the
final silicon is obtained. The observed resultsare then compared with the predicted results
to locate a fault in the circuit.
Such fault models, unfortunately, have not yet been developed for analog circuits.
Some amount of research has been done in this direction, but the inherent complexityand2
the varied functions performed by analog circuits make the development of fault models
difficult. A large number of parameters are found in even the simplest of theanalog blocks
such as op-amps which are impossible to fully model. Moreover, analogfunctions are
closely controlled by the circuit parameters like device sizes, biascurrents and voltages,
parasitic capacitances, values of the supply voltagesetc. This dependency makes the
development of fault models very difficult.
The motivation behind this work is to investigate theprospects of adapting or
developing DF7' techniques for analog integrated circuits. As mixed mode ICs incorporat-
ing both analog and digital functions on thesame chip become more prevalent, the
demand for inexpensive analog testing techniques, preferably usingdigital testers,
becomes even more significant from the standpoint of productioncosts. In the work
described in this thesis, circuits have been designed to be integrated withan operational
amplifier so that the frequency response of theop-amp can be accurately characterized.
The main requirements of a test circuit are: the size of thetest circuit must be much
smaller in comparison to the block it is meant to testinclusion of test means increasing
the die size which increases the cost of the IC; the test circuit shouldnot degrade any of
the characteristics of the block under testany change thus introduced could alter the
functionality of the block as well as the overall system which defeats the wholepurpose of
testing; the accuracy of the test outputs dependsupon the accuracy of the test circuit added
to a design. For example, in order to test an op-amp with a particular bandwidth, thetest
circuit added should have bandwidths larger than that of theop-amp to avoid erroneous
measurements.
Several test and measurement techniques have been devised to characterizethe
parameters of an operational amplifier. In one of the techniques, whichcan be used to
measure the DC gain, the Frequency Response and the Common Mode Rejection Ratio
(CMRR), the important test circuit needed is a unity gain buffer. Many unity gain buffer
designs have been reported for various applications before [4]. Described in detail in this3
thesis are two buffers which show excellent performance and provide thenecessary band-
width to test op-amps with large bandwidths. These circuitsare extremely simple and sat-
isfy the three conditions mentioned previously. The succeeding chaptersdescribe the
design, analysis and the performance of each of these circuits.
This thesis is organized as follows. Chapter 2 describes the issues involved intest-
ing an operational amplifier. Some of the frequencyresponse measurement techniques are
described. Also, the reason for including the buffer in the feedback loop of theop-amp test
system is explained. Some of the salient requirements of the bufferare highlighted. Chap-
ter 3 describes the design and analysis of the buffer circuits. Chapter fourpresents the sim-
ulation results obtained for each of the buffers. The thesis ends witha conclusion that
summarizes the results of this work and also presentsa note on future work in the area of
analog testing.4
Chapter 2. Op-Amp Testability Issues
This chapter reviews some of the important issues involved in testingan opera-
tional amplifier. Normally, two kinds of testsare performed on integrated circuits. One is
the functional test and the other, the characterizationtest. Verification of the functional
integrity of a circuit constitutes functional testing. Characterization testinginvolves mea-
suring the performance parameters of the circuit and verifying thatthey conform to the
designed values. Characterization tests are more complex, time consumingand expensive.
In this chapter, some of the techniques to characterize the frequencyresponse of an op-
amp are discussed. One of the methods addresses the effect of non-idealities of theop-amp
at high frequencies when measuring its frequencyresponse. It also proposes a solution
which requires a unity gain buffer whose specificationsare also discussed in this chapter.
2.1 Op-amp parameter measurements.
As more analog functions are integrated ina single integrated circuit, a cell based
test approach to such analog systems gains significance. Cell based testing isa bottom-up
approach to test a system in which the different functional modulesthat constitute the sys-
tem are tested individually. The operational amplifier isa fundamental building block in
almost all analog systems. Hence, simple strategies for measuringthe performance param-
eters of an op-amp are important.
The op-amp has a large number of parameters. Some of the importantones are its
frequency response, slew rate, settling time, input offset voltage and thecommon mode
range. The application for which an op-amp is used decides which of these parametersare
critical. For op-amps used in switched capacitor circuits, the importantparameters are its
offset voltage, dc gain and the unity gain bandwidth. Design techniqueslike offset cancel-
lation have been implemented that try to make the functionality ofa circuit as little depen-
dent on the op-amp parameters as possible. However, the op-amp'sparameters closely
control a circuit's operation and the measurement of theseparameters is crucial in estimat-
ing the performance of the circuit.5
2.2 Frequency response measurement techniques.
In most designs, the performance of theop-amp is assumed to be ideal. For
instance, the differential-mode open-loop gain of theop-amp is assumed to be very high.
This assumption, however, is reasonable only at low frequencies. At highfrequencies, the
gain of the op-amp is reduced to ensure stability.
Since the op-amp gain is so high, measurement of the gainresponse cannot be
done when the op-amp is in open-loop. Evenvery small voltages at the inputs of the op-
amp will cause the output to saturate at the supply voltages. Hence, in the conventional
gain response measurement techniques, theop-amp is connected in a closed loop. Some of
the frequently used methods are described in [2].
In one method, the op-amp is connected inan inverting amplifier configuration.
The circuit connection along with the small signal equivalentcircuit of the op-amp is
shown in figure 2.1. In this figure, Z is the output impedance of theop-amp. Neglecting the
effects of the offset voltage of theop-amp, a relation for the ratio (VouilVneg) can be
obtained. Considering just the controlled voltagesource along with Z and R1 and recog-
nizing that the value of the controlled voltagesource is(-A,,Vneg),
AO/= Vout+ a
V g outVne where i=
R1
Substituting for i and solving for the ratio (VouilVneg),we get
A ( 2-Z--
Vout (w) v1+
zRi
G (0)) =
Y neg kw)
1?-16
Fig 2.1. Conventional test circuit to measure open-loop
gain response of an op-amp.
The above equation shows that the signal produced by theop-amp at high frequen-
cies, where the value of Av(co) is very low,can be smaller than the feedthrough of the input
signal through R1. Consequently, a parasitic feed-forward path is establishedfrom the
inverting input to the output of the op-amp. Inan experimental measurement described in
[2], the effect of the output impedance was demonstrated usingan LM741 op-amp. An
increase in the gain response was detected just above 1MHz (which is the unity gainfre-
quency of LM741) indicating the presence of a parasitic zero in the frequencyresponse.
Secondly, for single stage op-amps that do not usean output stage (eg., a folded cascode
op-amp), the value of Z is large even at lower frequencies and in suchcases, the gain mea-
sured by the above method is clearly different from the actual value.
2.3 Frequency response characterization using unity gain buffer.
The errors caused by the non-ideal behaviour of theop-amp can be eliminated if
the parasitic feed-forward path is removed from the op-amp in closed loop. The solution is7
to include a unity gain buffer in the feedback loop of the test circuitas shown in figure 2.2.
The buffer, while maintaining the voltage feedback path between Vow andVneg, eliminates
the feed-forward path.
The buffer is modelled as having a gainvery close to 1, with a large input imped-
ance Zib and a small output impedance Zob. Some of the conditions that need to be satis-
fied in order to use this test setup are: R1» Zob and Zib» Z. Under these conditions, the
differential gain Av is just the ratio (Vou 1/17,,,g)
Fig 2.2. Op-amp test circuit with buffer in the feedback loop
All of the above requirements are easily satisfied in CMOS circuits. Theinput
impedance of a MOS transistor is extremely largeas only a small capacitance is seen at
the gate of the MOSFET. Hence, even if theop-amp does not contain an output stage, Zib
will be much larger than Z. In order to satisfy condition 1 and alsoensure a reasonably
small value of R1, Zob must be as smallas possible. The buffers described in chapter 3
exhibit output impedances on the order of 600 0. Accordingly, the value of R1 is 508
As the buffer is needed at high frequencies, the bandwidth requirements ofthe
buffer are important. Obviously, the 3-db frequency of the buffercan not be less than the
unity gain frequency of the op-amp. Two serious problems arise ifsuch a case were to
occur. For starters, at frequencies close to op-amp's unity gain frequency, the gain of the
buffer will be significantly less than 1 and the output of the buffer willno longer be same
as Vout. Secondly, at frequencies close to its 3-dB point, the buffer introduces appreciable
phase shift which poses stability problems in the circuit. Hence, thebandwidth of the
buffer must be much larger than the unity gain bandwidth of theop-amp. For CMOS op-
amps used in present IC processes, the bandwidths are of the order of 10-50 MHz making
the bandwidth requirement of the buffer about 200 MHz.
The output of the op-amp will often swing between large amplitudeseven at rea-
sonably high frequencies. This requires that the buffer havea large output swing, high lin-
earity, large bandwidth and a large slew rate. Any non-linearity willintroduce excessive
harmonic distortion which is undesirable. Moreover,as the op-amp output swings over a
large voltage range, the output of the buffer should be ableto dynamically follow the op-
amp's output as closely as possible, which requires the bufferto have a large slew rate.
The subsequent chapters focus on two unity gain buffer designs.Since these buff-
ers are intended for op-amp characterization, issues related to the kind of passive circuitry
required to make the op-amp measurements will be formulated.Simulated and measured
results will also be presented.9
Chapter 3. The High Speed Buffer Circuits
This chapter describes the theory and implementation of enhanced slewing buffer
circuits. The simplest unity gain buffer in MOS technology, thesource follower, is pre-
sented first and analyzed to bring out its drawbacks. Two buffer circuitsare proposed as a
alternative to the source follower.
3.1 The source follower.
The circuit diagram for a basic source follower is shown in figure 3.1. The n-chan-
nel MOSFET M1 is the input transistor and the n-channel MOSFET M2acts as a constant
current source. Figure 3.2 shows the small signal dc equivalent circuit of thesource fol-
lower. In this circuit, the body effect on M1 has been neglectedas its substrate is con-
nected to its source. In a p-well process, this is achieved by placing M1 ina separate p-
well. Applying KCL at the output node yields,
-gmi(vin vow)voutgdi + voutgd2= 0 (1)
(2) v out( 9,0 ml+ gd1+ gd2) = gmlvin
Fig 3.1. The source follower buffer.
gout10
From the above equation, we get for vout/vin,
your gm 1 = (3) Vingml+ gd1+ gd2
vino
Fig 3.2. Small signal de equivalent circuit ofa source follower
Normally, gmi>>gdl, gd2 Under such conditions, the gain of the circuit can be made very
close to unity. One way to achieve this is to increase the width of thetransistor Ml. By
increasing the width of M1 the overlap and the junction capacitancesat the source and the
drain nodes are increased as well. This increases the total capacitanceat the output node
thereby reducing the bandwidth of the circuit. The output resistance ofthis circuit can be
determined by applying a test voltage at the output and connecting its inputto ground [1].
A simple nodal analysis at the output shows that the output resistance is givenby,
vo 1
to gm 1
(4)
where the gd's of the two transistors are neglected. Normally, thegm of a MOSFET will be
of the order of few tenths of mmhos which makes theoutput resistance for the source fol-
lower to be around a few k O.11
The frequency response of the source followercan be determined by adding the
parasitic capacitances and the load capacitance to the circuit. Theresulting ac equivalent
circuit is indicated in figure 3.3. In this figure, the gate-to-draincapacitance Cgdl of M1
appears between the input node and ground so it can be neglected if the output impedance
of the previous stage is small. The gate-to-drain capacitance andthe drain-to-substrate
capacitance of the transistor M2 are much smaller than CL andare hence neglected.
Applying KCL at the output node, we obtain
yin
Fig 3.3. AC small signal equivalent circuit ofa source follower
sCgsi(vin - your) + gnii (yin- your) - vout(..g,d1 +gd2)- sCLyout= 0
from which we can obtain the s-domain transfer function for thecircuit to be,
vW(s)
O-
vin (s)
gml + sCgsi
(gml + gen + gd2) +s s (CL+ Cgs1)
(5)
(6)
Normally, CL >> Cgsi and hence Cgsi can be neglected in the denominatorof (6). From
ml the above equation, the pole frequencyoccurs at f=g+ gd1 + gd2and the zero
P 2nCL
occurs at a frequency (gmi/27cCgs1). Since Cgsi is very small, the zero frequency is much12
higher than the pole frequency. For gm0.7 mmho, Cgsi =60 fF and CL = 5 pF, we get
fp = 21 MHz and fz = 1.8 GHz. Thus fz >> fp and does not affect the bandwidth of thecir-
cuit.
The ability of the source follower to respond to inputs with large amplitudes is
explored now. The large signal behavior of the source follower dependsupon the current
that the circuit can source and sink to charge and discharge theoutput node. A serious
drawback is noticed during this time. The transistor M2 operatesas a constant current
source. When a large negative-going input step is applied, the output tries to track the
input, but is limited by this constant currentsource. For example, suppose that the output
falls from 3 V to 0 V within 20 ns at a load capacitance of 5 pF. Assuming thatthe output
slews for half the time and settles exponentially in the other half, theslewing current given
dV by the formula i = C-dt.will be 750 i.tA. This amount of current cannot be sunk by M2
unless it is made extremely wide or the bias voltage is increased. Increasing thebias volt-
age reduces the output swing which is not desirable. Hence, the constant currentsource
poses a limitation on the large signal behaviour of the source follower. Simulation results
showed fall times of about 60 ns. This speed and the corresponding bandwidthdo not
match the requirements of the buffer presented in the previous chapter.
These drawbacks of the source follower have prompted the design of different
buffer circuits for this application. The underlying principle in these designs isto dynami-
cally control the slewing current to boost the discharge current supplied by M2 [3].The
following sections describe these circuits.
3.2 The current feedback buffer.
The circuit diagram of the first buffer is shown in figure 3.4. Transistors Ml-M6
form the signal path while transistors M7-M11 establisha bias voltage at the gate of M6
thereby setting the operating current of the circuit.13
M3
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Mil 1111f4 0
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Fig 3.4. Circuit diagram of the current feedback buffer
3.2.1Circuit Operation.
The large signal transient behavior of the circuit is explained here to bring out the
way in which the boost in the slewing current is achieved. When Vin is suddenly increased,
the response time at the output node is determined by the ability of the circuit to charge
and discharge CL quickly. Since a voltage Vgsi is required between the gate-source nodes
of M1 to assure a quiescent current of /1, a voltage difference in which Vin- Vout > Vgs1
will cause a current greater than 11 to flow through MI. This additional current charges the
load capacitance, CL. In addition, the increase in /1 results in a decrease in V1. This
decreases the Vgs of transistor M4 which in turn decreases 13. Since M5 and M2 forma
current mirror, the decrease in 13 results in a proportional decrease in 12. Thus, more
charging current can be driven into the load capacitance thereby decreasing the rise time
of the circuit [3].14
A negative going step input voltage presents a slightly different scenario. WhenVin
is decreased suddenly, the transistor M1 shuts off. Thiscauses v1 to tend toward Vdd. As a
result, the gate-source voltage of M4 increases because the voltageat node 2 is fixed by
the bias at the gate of M6. The resulting increase in 13 is reflectedas a large increase in /2
because of the ratioing of M2 and M5. Thus, a large dischargecurrent is available and the
load capacitance is discharged quickly [3].
3.2.2DC analysis.
It is of interest to know how a current injected at thesource of M1 would be related
to the resultant current in M2. In order to do that, consider the simplified equivalent circuit
shown in figure 3.5. In this figure, iL is the loadcurrent injected at the output node of the
buffer. The input of the circuit is grounded. Application of KCLat the output node yields,
i2 = O. (7)
KCL at node 1 gives,
-gm3v1 = i 1 or v1 =
gm3
Similarly, applying KCL at node 2, we get
gm4(vi - v2) = gm6v2
Rearranging the above equation, we get,
Vi = V2(gm4+ gm6).
J
Application of KCL at node 3 gives,
gm5V3 = gm6V2
and from fig. 3.5, we also have v3 =
i2
.
gm215
Fig 3.5. Small signal equivalent circuit of the buffer driven by a currentsource
Substituting for v3 in the KCL equation at node 3 and substituting forv1 and v2 in the KCL
equation at node 2, we arrive at the following relation between i1 and i2:
gm3 (gm4gm6)
11 12
7gm4gm6
Substituting for i 1 in (7) and rearranging we get,
7gm4gm6
121L7 gm4gm6gm3 (gm4gm6).
(8)
(9)
The above equation shows that as the device ratio between transistors M2 and M5 is made
larger and larger, the gain from iL to i2 approaches unity. An adaptation of this circuit that
makes use of the properties of the above equation is explained in chapter 5.
The low-frequency small signal equivalent circuit for the buffer is shown in figure
3.6. The body effect on M6 is neglected in this circuit. The other transistors have their
bulks connected to the respective sources and hence do not have any body effecton them.
The diode connected transistors M3 and M5 are modelled as resistances (1/gm). ApplyingKCL at the output node,
gmi(vmvout) + gdi(vivow) - gm2(v3) gd2(v out) = 0, (10)
that is,
g mlv invout(gmlgdl +gd2) = gm2v3gd1v1.
Application of KCL at node 1 yields
-grovi+ gmi(vout - vid+ gdi(vout - v1) = 0
In the above equation, solving for v1 we get,
(gml + gdl) Vow gmlVin V1 =
gm3+ gdl
(12)
(13)
16
A similar expression for v3 has to be foundso that equation (11) can then be used to deter-
mine the overall transfer function. Applying KCL at node 2,we get,
gm4(vv2)gd4v2 gm6v2gd6(v3v2) =
Now applying KCL at node 3,
-gm5v3 + gm6v2 - gd6(v3v2) = 0
or,
gm5+ gd6 V2 = V3
gm6+ gd6
Substituting for v2 in (14) and solving,
((gm5+gd6) (gm4+ gm6+ gd4gd6)
gm4V1 V3 gd6)= gm6+ gd6
(14)
(15)
(16)
0. (17)
The product Ftrt6.P d6g2d6 and hence the square term can be neglected. Rearranging the
equation after neglecting the square term,we have
gm4gm6 V3 = V1
gm5 (gm4 + gmdgm4gd(
(18)17
Fig 3.6. Low frequency, small signal equivalent circuit of the buffer
Let, K =
gm4gm6
.In equation (13), if the drain conductancegd1is
gm5 (gm4 + gm6) + gm4gd6
gmi, neglected in comparison to gmi and gm6,we get v1 = vin). Substituting for v1 0 kvout
Om3
given in (13) into (18), we get v3 as a function ofvin and vout. Then substituting for v3 and
v1 into (11) and rearranging, we get the following expression in terms ofvin and your:
v(Kgmlgm2gmlgdl
= vinKg mlg m2gmlgdl
out +(gml+ gd1+ gd2) + gml gm3 gm3 gm3 gm3
At this stage, we can make some approximations and geta simplified expression for the
low frequency gain of the circuit. In the expression for K,we can safely neglect the prod-
uct gm4gd6 owing to the fact that gd6 is very small. In addition,we have gm2 >> gdl and
since K > 1, we can safely neglect gdi. Incorporating these approximations,we get,18
g m4g m6 K
8.5 k8 .4 + g m6)
We can substitute for K and also note that the ratio gm21gm5 for this particularchoice of
device sizes is approximately 7. Then solving for the ratio (v,,,/ yin)we arrive at the fol-
lowing expression:
Vout
7gm4gm6 gm(1+
gm3 (g m4+ gm6))
Vin 7 g m4gm6)
gnil(1+
gm3 (gm4gm6)
gdlm gd2
(19)
In the above equation, if the output conductances of transistors M1 and M2are made much
smaller than the transconductance of Ml, the dc gain of the circuitcan be made close to 1.
A simple hand calculation can be done to geta value for the dc gain of the circuit.
Appendix A contains the spice deck for the simulation of the buffer and alsoparts of the
operating point simulations. From this, we havegmi = 0.7 mmho, gm3 = 0.56 mmho, gm4=
V 0.24 mmho, gm6 = 0.12 mmho, gdi= 38 'mho and gd2 = 42 limbo. Then,out= 0.95.
Vin
Output Resistance, R2L
The next important parameter of the circuit, the output resistance, isnow derived.
The equivalent circuit necessary to derive the expression for Ro is shown in figure3.7.
Here, the input is grounded and the output is driven bya test voltage source. Ro is the ratio
of the test voltage vo to the test current io.As before, the diode connected transistorsM3
and M5 are modelled as resistances (1/gm). Applying KCL at theoutput node,
gmlVo+ gd1(V1Vo) io gm2V3 gd2Vo =
Rearranging, we obtain
vo (gmigd1+ gd2)io = gm2V3 gd1V1 (20)19
An expression for v 1 as a function ofvo is obtained by setting v014 = vo and vin = 0 in equa-
tion (13). Accordingly we get,
gml + gdl Vi = V
gm3+ gdl
Fig 3.7 Equivalent circuit to find the output impedance of the buffer
Applying KCL again at node 2, we get
gmei(gm4gm6 + gd4 + gd6)v2 +gd6V3 = (21)
We notice that v2 as a function of v3 is obtained by applying KCLat node 3 and is given by
the equation (16). Also, after substituting forv2 in (21) and rearraning, we get v3 in terms
of v1 as given by (18). If gm4 »gd4and gm6 >> gd6, (18) can be simplified to be,
gm4gm6
VIVi
g m5 (g m4+ gm6)20
where the product gm4gd6 has been neglected in the denominator in comparisonto the first
term. Substituting for v3 in (20), we get
(g m2g m4g m6 -V ( 90 sm1.4- g di+ gd2) 4- io = V10( 4_ 0\gd1
om5 ko m4o m61 1
and substituting for v1 in terms of vo and rearranging,we have
(gm2gm4gm6 )(gml+ gdl)
ioVo( i u. )gd1 0,4. + (gml+ gd1+ gd2)' gm5 kg m4 ' gm6 om3 + 0 dl
so that Ro = (volio) is given by,
Ro =
((gm5(gm4+gm6)gd1)(gm3+
gdi mi+ gd1+ gd2)
gm2gm4gm6 gml+ gdl
+ (g
1
(22)
In the above expression, gm2/gm5 is approximately 7 and hencewe can neglect gdl in com-
parison with gm4gm6/(gm4+gm6) and also in comparison withgml and gm3. The expression
for Ro then reduces to
Ro
1
7gm4gm6
gml(1±
gm3 (g m4+gm6))
(23)
If this expression is compared with (4), we notice that the ratio of Ro ofa simple source
( follower to that of the current feedback buffer is1 +
7 g m4gm6)
.Using the values
gm3 (gma + gm6)
given previously, this ratio works out to be 2.2. Hence, a reduction in theoutput resistance
has been achieved. Using the gm values, we get Ro a 64952.21
The focus now shifts to determining the output swing of the buffer. A large output
swing is desirable so that bigger signals can be applied with little distortion. The negative
swing of the buffer is essentially controlled by the saturation voltage of M2. In order for
M2 to be in saturation, a drain to source voltage of atleast Vdsat is required. Hencewe
have, (Vaadmin = Vss+ Vdsatn. In order to find the maximum positive output swing, we rec-
ognize that the drain-to-source voltage of the transistor M3 is at Vdsatp, which is alsothe
gate-to-source voltage for M3. And from the gate of M3 to the source of M3,we see a Vtp.
For transistor M1 to be in saturation, a voltage Vdsat is required between node 1 and the
output node. Hence, we have for the output voltage,
Vdd- Vdsatp- (24) (Voudmax= tpVdsatn
3.23AC analysis.
The high frequency, small signal equivalent circuit of the buffercan be written by
adding the gate-source and the load capacitances to the dc equivalent circuit.Such an
equivalent circuit is shown in figure 3.8. In this figure, the capacitance CI= Cgs2+Cgs5
Also, for simplicity, The output conductances of all the transistors have been neglected
because they are substantially smaller than the transconductances.
Starting the analysis at the output node,
vin(gmi+sCgsi) vout(gmi+sq)= gm2v3,
where the condition CL » Cgsi has been used. Applying KCL at node 1,
-vi(gm3 + SCgs3) - sCgs4(vi- v2)- gmi(vin - vow) = 0,
from which we get,
-vi(gto + sCll) + sCgs4v2 = gmi(vin- vow),
where cil = cgs3 + cgs4
(25)
(26)I
it
gm4( VI-112)
vi =vin -your Ci =Cgs2+ Cgs 5
Fig 3.8. Small signal, ac equivalent circuit of the buffer
Now applying KCL at node 2,
gm4(vi - v2) + sCgs4(vi- v2) - v2(gm6 + sCgs6) = 0.
Rearranging the above equation and letting Cgs4 + Cgs6=Cill,we get
gm4 + s Cgs4
v2 = v 1
gm4 + gm6 + sC"'
Finally, applying KCL at node 3, we get
gm6v2 - v3(gm5 + sC") = 0,
m6 from which v3 =v2gmg
+ sC'.Substituting for v2 from (27) we get,
(27)
22V3 = v1
1 (gm5sC') (gm4+ gm6+ sC"' )
gm6 (gm4 + sCgs4)
(28)
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We now have expressions for v2 and v3 in terms ofv1. We can substitute for v2 in (27) and
for v3 in (26) so that we get two expressions forv1 in terms of vin and v01d. We can then
solve for the transfer function. Complex algebraic manipulationsare involved in the pro-
cess and a fourth order transfer function is obtained which is symbolically representedas:
vout(s)K+ sal+ s
2a2+ S3a3S4a4
Vin (s) K+ sb1 + s2b2+ s3b3 + s4b4
(29)
The coefficients in the above equation are given below. Itcan be seen from the transfer
function that the DC gain is 1 (note, however, that the gd's have been neglected).
and
gm3
K = gm1gm2(gm4gm6+-77- (gm44-8m6)),
a1 = gm' gm3 (gng+gnide + gn3gn5(8m4+gm6)Cgsi + gm1gm3gin5C411 + gm1gm5(gm4+8m6)Cll
+ gm1gm2gm6Cgs4- gm1gm4gm5Cgs4,
a2 =gm3(gm4+gm6)C1Cgsi + gm1gm5(e/C11/ - C2gs4) -1(8In1C4-11M5C gS1)( gM3Cill +(gM4+g MdC41-gifi4CgS4),
a3 = (gmi Ci+gm5Cgs1)(diell C 2 gs4) + CIC gs1( gm3Cill+Um4+gmOdi-gm4Cgs4)
a4=dcgsi(cicw- C2gs4)
b1 = g migno(g m4+g Ind& + 8m38m5(8m4+8m6)CL+ gm1gm3gm5Cill + g mlgm5(g m4+8 m6)Cll
+ gm1gm2gm6Cgs4 8m18m48m5Cgs4,
b2 = 8m3(gm4 +8 m6)C C + gmlg m5(Cil ellC2gs4) +(gm1Cl+gm5CL)( gm3Cill+(gm4+8m6)Cil-gm4Cgs4),
b3 = CgmlCi+gm5CLYCliCill C2gs4) + &L.( gm3Cill+(gm4+gm6)C41-gm4Cgs4)
b4 = CICL(Cll ellC2gs4).24
The various values of the gm's and the capacitancescan be obtained from the spice
output file included in Appendix A. The roots of the numerator, whichare the zeros of the
circuit were found to be (-1.7e10), (-3.5e9+j5.4e9), (-3.5e9-j5.4e9) and (-6.2e9).From
these roots, the lowest zero frequency is found to be 900 MHz.
From the values obtained from Appendix A, the roots of the denominator, which
are the poles of the circuit were found to be at (-6.4e9+j4.7e9), (-6.4e9-j4.7e9), (-1.6e9)
and (-5.3e8). Accordingly, the frequency of the first pole is calculatedto be about 85 MHz.
Thus, the current feedback buffer exhibitsa larger bandwidth than a simple source fol-
lower buffer. For the same values of gmi and CL,we notice that the bandwidth of the cur-
rent feedback buffer is more than four times as large as that ofa source follower.
From the above discussions, we can conclude that the buffer exhibits all ofthe
characteristics required: high gain, high bandwidth,a large slew rate and a large output
swing.
33 The Folded Cascode Buffer.
The circuit and the operation of the next buffer is based roughlyon the principle of
a folded cascode op-amp. Figure 3.9 shows the schematic of the folded cascode buffer.
Transistors Ml -M5 form the signal path while transistors M6-M10set up the necessary
bias voltages and currents.
3.3.1Circuit operation.
The p-channel MOSFET Al5 establishesa current lb which is divided between the
two signal paths formed by Ml, M2 and M3, M4. The ratio in which the biascurrent is
split between the two branches is decided by the relative sizes of M2 and M3.
A fast positive going step input to the circuit causesa dynamic increase in the cur-
rent /1 and since Ib remains constant, there will be a corresponding decrease in the current
/2. Hence, a greater fraction of lb flows through M1 into CL. Forvery large step inputs, /225
decreases substantially and since this current is mirrored into M2, M2 willturn off. In the
limiting case, all of lb flows through M1 into CL thereby charging theoutput node quickly.
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Fig 3.9. Circuit diagram of the folded cascode buffer
0 voutI'
When a fast negative-going step is applied at the input, itcauses transistor M1 to
turn off. This causes a larger fraction of lb to flow through M3 and M4. This additional
current is mirrored by M3 into M2. Hence, a large current will flow through M2 and this
results in the output node being discharged in a very small duration of time.
Ideally, the increase in slew rate in the negative directioncan be obtained for equal
sizes of M2 and M3. However, due to channel length modulation effects betweenM2 and
M3, the increase in current in M3 will not be fully reflected in M2. Thus,a device ratio of
greater than 1 should be allowed between M2 and M3 in order to achieve the predicted
increase in the slewing current. In this particular implementation,a ratio of 2 was used.
The independence of the drain current of the drain-to-source voltage ofa MOSFET is only26
approximate. A first order approximation of the drain currentas a function o fthe drain-to-
source voltage is given by:
KnW
I
D 2L
= (Vgs VT) 2 ( 1 +XVds),
where A. is the channel length modulation factor. Due to this dependence ofID on Vds, the
currents in two transistors of a simple current mirror like M2 and M3 willnot be same
even though their sizes and the Vgs's are the same. In applications where it isnecessary to
have perfect current matching, current mirrors with higheroutput impedance like the Wil-
son's current mirror or the Cascode current mirror should be used.In our application,
though, the importance is to have as much increase in the slewingcurrent as possible
through M2 and a ratio greater than 1 between the M2 and M3serves this purpose well.
Larger ratios betwen M2 and M3 will be impracticalas it would make 12 very small caus-
ing transistors to turn off or come out of saturation.
33.2DC analysis.
The low-frequency, small signal equivalent circuit for the buffer circuit is shownin
figure 3.10. Here, the transistor M5 has been modelledas a high resistance l/gd and the
diode connected transistor M3 is modelledas a low resistance 1/gm. Application of KCL at
the output node gives,
gmi(vin voud+gdi(vi-vma) gm2v2 gd2vout=
gm1V invout(gmlgdlgd2) = gm2v2 gdlv 1
Applying KCL at node 1,
vi(gm4gdlgd4+ g d5)V2gd4 vout(gmlgdl)gm1V in= O.
Finally, application of the current law at node 2 gives,
gmoi + gd4(vi - v2) - gm3v2 = 0.
(30)
(31)vn
vouto
gmlvi
gm2V 2 1/gm3
Vout
$m4,11
Fig 3.10. Low frequency, small signal equivalent circuit of the buffer
Rearranging the above equation, we get an expression forv2 as a function of v1 to be,
gmhtgd4 V2 = VI
gm3+ gd4
(32)
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In the above equation, the drain or the output conductance8d4 may be neglected in com-
parison to gm3 and gm4 Neglecting gd4 and substituting forv2 in equation (31), we get
g m4
v1 (g m4+ g di+ g d4g d5)V 1-0 g d4 = V out (g mlg dl)g m1V
am3
from which we get the following expression forv1 in terms of vow and vin:
grni
V
1 4_
60
4_
60
(V yin) OU
6M4di d4
4_
g d5
(33)28
In the above equation, the following approximations have been made: gmi » gd1 and
gm3(gm4-1-gd1) >> gm4gd4 Equation (34) can be substituted into (33)so that an expression
for v2 in terms of vout and yin is obtained. We can thenuse that result along with (34) and
(31) to come up with the low frequency transfer function for the circuit.Accordingly,
gmivin(gmi + gd1+ gd2)Vout =
gmlgm2gm4 gmlgdl
1(Vout yin)04_ 04. a4, (V V.n) OUt 1 gm3(gm4+ gd1+ gd4+ gd5/ 6m4 ' 6d16d4gd5
gm2 Let, gl = gm4+gdi+gd4+gd5 Also, recognize that .--.. 2 . Making these two substitutions
gm3
into the above equation and rearranging in terms ofyin and vout, we get
_i_gmlil gmlil
Vin(gmlm7- V-gm4 gdl)) = Vout(gml+ gd1+ gd2-1----7 k'gm4 gd1))*
g
We can now make the approximation 2gm4 »gdl and drop the gdl term from the above
equation to get,
Vout=
Vin 2gm1 gm4.
gml+ gdl±gd2+
gi
2gmigm4
gml+gi (34)
In the above equation, if gmi >> gd1 and gd2, we notice that the low-frequency gaincan be
made close to 1. This condition is similar to that fora source follower. If the value of gm4
can be made much larger than gdl, gd4 and gd5, equation (34) reduces to
Vout=
yin
3gm1
3gml+ gdl+gd2'29
which gives a dc gain much closer to unity thana source follower. However, the condition
of gm4 being greater than the output conductances is hardto achieve because transistors
M1 and M5 carry large currents and their output conductances will besubstantial. (From
simulations, gm1=0.8 mmho, gm4=0.17 mmho, gdi=0.04 mmho, gd4=0.02mmho and
gd5=0.05 mmho). Using these values, we geta dc gain of 0.95.
Output resistance, Ito:
In order to find the output resistance of the buffer, the input is connectedto ground
and a test voltage source is applied at the output. Figure 3.11 showsa small signal equiva-
lent circuit with the test voltage source. Applying KCL at theoutput node,
-gmivo+ gdi(vi-v0)+io- gm2v2- gd2v0= 0.
Rearranging the above equation we get,
-vo(gmigd1+ gd2) + id= gm2v2- gd1v1
Similarly, application of KCL at node 1 gives,
vi(gm44-gd1 +gd4+gd5) gd4v2=vo(gml+gd1).
(35)
(36)
Applying KCL at node 2 gives us an expression forv2 in terms of v1. This expression is
already given by (33). In (33), the output conductancegd4 can be neglected so that
V2v1 a
m4 g.The expresson for v1 as a function of vo is obtained by settingvm = 0 and
m3
vout = voin (34). Accordingly, we get
and v2 = vo
gml
V +
O0 e4- a n. OC146(15
gmlgm4
gm3(gm4+ gd1+ gd4+ gds:'30
-gm1 V
10
I2
igdi
"gd2
l/gd4
Fig 3.11. Small signal equivalent circuit to find the output resistance
.
Substituting for v1 and v2 in (35), we get
gmlgm2gm4 gmigdi
vo (gm 1 + gd 1 + gd2) + 10 =
gm3g
,v0
g'
v0,
where gl = gm4+gd1 +gd4+gd5 In above equation, the ratio gm2/gm3 isapproximately 2.
Making this substitution, we find that 2gm4 >>gdl and gd1 can be dropped. With this
approximation, the above equation can be rearranged to get,
v 1 R = --= = 0
10 ,_2gmigm4
gmi+ gd1+ gd2m
Following conclusions can be drawn from the above equation. First, theoutput resistance
will be less than that of an ordinary source follower buffer. The reduction in R0 is depen-31
dent upon the values of gm4,gdl, gd2 and gd5. If all the output conductances can be
neglected, we get R =
1
.This value is 3 times lesser than that of an ordinarysource
3gm1
follower. If the above assumptions are not satisfied,we will still have an additive term in
gmi which will reduce the output resistance. Using the values given previously, the value
of Ro comes out to be 538 Q.
Another important large signal parameter of the buffer circuit is itsoutput swing.
The negative going output swing is controlled by the saturationvoltage of M2. Hence, we
have (Vdut)min= VdsatnOn the positive side, the output swing is controlled by thesatura-
tion voltages of M1 and the constant currentsource, M5. Hence, the maximum output
swing is (Vout)max= VdsatnVdsatp
333AC analysis.
The small signal ac analysis can be performedon the circuit by including the load
and the parasitic capacitances into the circuit. The high frequencysmall signal equivalent
circuit for the buffer is accordingly shown in figure 3.12. Inthis figure, d= Cgs2+Cgs3 as
these two capacitances appear in parallel. Application of KCLat the output node yields,
(gmi+sCgsi)(vin-vout)+ gdi(vi-vou)- gm2v2-(gd2+sCDvo= 0.
vin(gmi+sCgsi) - vout(gmi+gdi+gd2+sCD= gm2v2 gdiv 1, (37)
where the condition CL >> Cgsi is made use of. Similarly, applying KCLat node 1,
vl(gm4 +gdl +gd4 +gd5 +sCgs4) gd4v2= vout(gml+gd1)vingml
In the above equation, 0,714 .did4 .d5. since od4 gmi >> gdi. And let gl = 9+9 +9 +9Also, since 9is very
small, we can safely neglect gd4v2 in comparison with the first term. Then the above equa-
tion reduces to the following form,
v1( g1+ sCgs4)= gml(voutvin). (38)32
ib1,
1/gd5
11 = vin- your
12
Cgs4
1/gd4
C/
Clr,,_ i-, r
= `--gs2 ' L-gs3
gm4Vi
1/gin3
Fig 3.12. High-frequency, ac equivalent circuit of the buffer.
The s-domain relation between v2 and vl is obtained by adding sC1at the denominator of
equation (32) and neglecting gd4 as it is small. Accordingly,v2 is given by,
gm.:
m4
V2
+ sC
Substituting for vl from (38) we get,
gmlgm4
2(gm3 + SC') (g' + SCgs4)(your Vin) V
Substituting for v1 and v2 in equation (37), we get
(39)12+ sC)1,.(2" + SC )1, -,-,m1 gsl-ins., L-out
gmlgm2gm4 gmlgdl (vowvin) (youryin) (gm3+ sC') (g' + SCgs4) (g' + sCgs4) (40)
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where g"= gmi+ g di+ g d2. In order to solve for the zeros of the circuit, consider only
the terms associated with the input voltagevin. From (40), we get these terms to be,
(gmi+ sCgsi) +
(gm3+ sC') (g' + sCgs4)(g' + sCgs4)
g mlg m2g m4 gmlgdl
Expanding the above equation and neglecting the denominatoras it gets cancelled with
that of the terms associated with your, we geta third order equation in "s" as shown below:
(igmigm31-gmIgm2gm4-gmigdigni3)+s(gm3gicgs1+gmigm3Cgs4+gigm1d-
gmigdid)+S2 (gm3Cgs1C gs4+1 CI Cgsl+gm1C -4 C. gs4)+S3 CI C. gs1Cgs4. (41)
The three roots of the above equation were found to be:
-1.4589e+10, (-0.6986e+10 + j0.9257e+10) and (-0.6986e+10- j0.9257e+10). Notice that
the zeros occur at very high frequencies. The capacitance valueswere found from Appen-
dix A and a hand calculation gave the lowest frequencyzero was found to be 1.1 GHz.
Instead of going through the rigorous algebraic manipulations of theterms associ-
ated with vow in equation (40), we can substitute CL in place Cgsi inequation (41) to
obtain the same expression. The resulting third order equation is given below:
(gigmign3+gmIgm2gm4-gmigdigm3)+s(gm3g/CL+gmigm3Cgs4+gmigld-
gm igdi C/)+s2(gm3Cgs1Cgs4+gleCL+gmiC/Cgs4) +s3C/CLCgs4 (42)
As before, gm3 = 0.5gn2 and i = gme-gd1 +gd4+gd5 The three roots of the aboveequation
were found to be at -1.4589e+10, -0.6350e+10 and -0.0352e+10. This puts the dominant
pole frequency to be at 56 MHz. Thus, the bandwidth of the folded cascode bufferis
almost three times larger than a simple source follower.34
We can now conclude that both the current feedback buffer and thefolded cascode
buffer have achieved significant improvementsover that of a simple source follower. The
compromise done in the output swing to achievea bigger bandwidth and slew rate is min-
imal. As these buffers are capable of driving large load capacitances,the buffers can also
be used as output stages for high bandwidthop-amps.
Alternative buffer topologies also exist. These topologiespredominantly use an
operational amplifier in the unity gain configuration. The unity gainfrequency of the op-
amp will decide the 3-db bandwidth of such buffers. The advantage that thecurrent feed-
back buffer and the folded cascode buffer haveover that of the op-amp based buffers is
simplicity. Moreover, as these circuitsare intended to be used as test circuits, the smaller
silicon area these circuits occupy, the better.Chapter 4. Results
4.1 The testable op-amp system.
35
The test structure shown in fig 2.2was implemented in silicon in a 2 micron p-well
process. The two high speed buffer circuits along with another enhanced slew rate buffer
circuit described in [3] were integrated ina testable operational amplifier. The testable op-
amp is shown in figure 4.1. Digital logic is provided to switchany of the buffer circuits
into the feedback loop of the op-amp for testing. The logic also providesaccess and con-
trol of the outputs and the inputs of the buffer circuits. The inputsand the output of the op-
amp are brought out to pins and using the TMS signal, the op-ampcan be isolated fully
and characterized.
By keeping the switches C2 and C3open, the respective outputs of the two buffers
are gated to the IC pins. Since the inputs of these buffers are also availableat IC pins, we
get full access to each of the buffers. The reason for gating theoutputs of the buffers is to
avoid the capacitive loading of the buffer outputsas a result of the pad and the probe
capacitances, when the buffer is in the op-amp's feedback path. Theinput/output pads are
loaded by capacitances of approximately 4-5pF and this will reduce thebandwidth of the
buffer. When the buffer is in the feedback path, thisextra capacitive loading on the buffer
output is avoided by using a transmission gate. However, the capacitive loadingon the
order of 4-5 pF at the inputs of the buffers will load theoutput of the op-amp whenever the
buffers are switched into the op-amp's feedback path.
The operational amplifier used in the circuitwas of a folded cascode type. A folded
cascode amplifier was chosen as it does not need internal compensation.The resistors
were implemented in polysilicon. For easier testing purposes, separate Vss lineswere
given to each of the buffer circuits and theop-amp.C2.
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4.2 The current feedback buffer.
4.2.1Simulation results.
The circuit was simulated using the Hspice circuit simulator. Figure 4.2 shows the
schematic of the buffer circuit. Appendix A contains the spice deck along with the Mosis
level-2 and the Bsim model parameters. The simulated DCparameters were:
1. DC gain 0.92
2. Output resistance,Ro 641 Ohms
3. Static power dissipation, Pd 2.14 mW
Figure 4.3 shows the dc transfer characteristic of the buffer. It should be noted that
the buffer saturates at about 0.6 Volts on the positive swing. This swing is smaller thanthat
of a simple source follower. The reason for the loss of headroom in the positive sideis the
diode connected PMOSFET, M3.
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Vin0
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Fig 4.2. Circuit diagram of the current feedback buffer
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Figure 4.4 shows the frquency response of the current feedbackbuffer. The 3-db
frequency occurs at 63 MHz. This bandwidth isa 3x improvement over that of a simple
source follower. This value is different from the predicted value of 85 MHz in chapter 3
but approximations were done for simplicity in arrivingat the predicted value.
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Fig 4.3 DC transfer characteristics of the buffer.
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Fig 4.4. Simulated frequency response of the buffer39
Fig. 4.5. Large signal transientresponse of the buffer
One of the important criterion is the realization of the bufferis its ability to respond to
large signal step inputs. In figure 4.5, the inputstep is a 2 V peak to peak square wave with
rise and fall times of 5ns. The buffer exhibitsa DC level shift of about 1.1 Volts. The volt-
age at node 1 is also shown in the figure. As expected, the voltage at 1 reduces steeplydur-
ing the time when the output rises and the transistor M1conducts heavily. During the
negative edge, v1 rises toward Vdd thereby increasing thegate-to-source voltage of M4.
The rise and fall times, measured for the output to settleto within 1% of its final values,
are 18 ns and 17 ns respectively. These times can be improved by increasing the bias volt-
age Vb at the expense of output swing. We also notice that the buffer exhibitsa small
amount of ringing before reaching a steady state. The overshoot is extremelysmall and
indicates the existence of complex conjugate poles. The existenceof complex conjugate
poles was predicted by the AC analysis done in the previouschapter.
Figure 4.6 shows the various transient current waveforms. The effect ofthe current
mirror gain between M2 and M5 can be clearly observed in the figure.When the input
voltage is rising fast, the transistor M1 will havea dynamic increase in vgs and this results40
in its conducting a large amount of currentas signified by the current spike in i(M1) in fig
4.6. During the falling edge of the input voltage, M1 has shut off andi(M1) has reduced
almost zero. But there is an increase in i(M4) due toa dynamic increase in its vg, and this
increase has been amplified by the current mirror gainas shown by i(M2). This large cur-
rent has helped discharge the output node very fast.
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Fig 4.6. Transient current waveforms for a large step input
In figure 2.2 in chapter 2, the output of the buffer is connectedto a 50 kOhms resis-
tor. Large resistors values fabricated in MOS processes occupya large area [1]. In a typi-
cal Mosis process, the 50 kOhm polysilicon resistor occupiedan area of 2.5x105 sq
microns. If this resistor is replaced by a switched capacitor clockedat 1 MHz and a double
poly process is used to realize the capacitor, itwas found that the area occupied by the
capacitor was 40,000 sq microns. Hence, these resistorscan be replaced with their
switched capacitor equivalents, as highly accurate capacitorscan be realized in double-
poly MOS processes. The buffer was designed and simulated for capacitiveloads as indi-
cated in the schematics. However, the buffer's performancewas also evaluated for resistive
loads. The reduction in the dc gain because of a resistive loadwas not significant as the41
value of the resistance was big. The dc gain, however, reduced from 0.92 to 0.915. Figure
4.7 shows the frequency response of the buffer for a resistive load. The bandwidth of the
buffer increased as the capacitance at the output node now was small..
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Fig 4.7. Frequency response of the buffer for a resistive load
The total harmonic distortion of the buffer circuit was simulated for input frequen-
cies ranging from 100 kHz to 60 MHz. Table 1 shows the simulated THD values. All of
these values were measured for a sinusoidal input of 2 Volts peak-to-peak value. The har-
monic distortion increased significantly for input frequencies above 10 MHz. A spectrum
analysis showed significant presence of the second harmonic for input frequenciesgreater
than 10 MHz indicating that the buffer was experiencing slew rate limiting.
Table 1: Simulated harmonic distorion for the current feedback buffer
Frequency,
Hz THD, %
100 k 0.2
1M 0.2
10 M 0.2
60 M 542
4.2.2Experimental results.
The current feedback buffer in the test chip was tested and its performance was
evaluated. The buffer exhibited excellent performance and conformed to the simulated
values well. Figure 4.8 shows an oscilloscope picture of the DC transfer characteristic of
the buffer. The linear swing of the buffer is about 2.3 volts.
Fig 4.8. Measured DC transfer characteristic
Figure 4.9 shows the response of the buffer for a large input step. A 2 V peak-to-
peak square wave of 2 MHz frequency was applied to the buffer. The output of the buffer
settled to within 1% of the final value in 50 ns on the rising edge and 70 ns on the falling
edge. These values show significant speed in the large signal behaviour of the buffer
because the capacitive load on the output of the buffer is on the order of 20 pF owing to the
pad and the probe capacitances. It should be noted that the DC level shift of the buffer is
about -1.3 Volts. This value conformed to the simulation values.
Figure 4.10 shows the measured spectrum of the output signal. Notice that the sec-
ond harmonic is very low compared to the first indicating that the buffer is not experienc-
ing any stewing. The third harmonic appears to be significant, the reason being the poor43
quality of the input signal itself. A spectrum of the input signal showed significant pres-
ence of the third harmonic in the input.
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Fig 4.9. Measured large signal response of the buffer
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Fig 4.10. Measured output spectrum of the buffer44
Figure 4.11 shows the response of the current feedback buffer to a large input sinu-
soidal. The input had a peak-to-peak value of 2 Volts. The measured phase shift between
the input and the output at 2 MHz was only -9 degrees. Also notice that the gain of the
buffer is still close to one. The measured low frequency gain of the buffer was 0.94 which
is slightly higher than the simulated value.
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Fig 4.11. Measured response of the buffer to a sine wave
The 3-dB bandwidth of the buffer could not be measured because the maximum
frequency of the signal generator was only 2 MHz. The simulated 3-dB bandwidth of the
buffer for a load of 20 pF was about 16 MHz.
4.3 The folded cascode buffer.
4.3.1Simulation results.
The simulation of the circuit was done using Hspice. The spice deck along with the
level-2 and the Bsim models are included in Appendix A. The following data was obtained
from the operating point analysis.45
1. DC gain. (VoutNin) 0.93
2. Output resistance, Ro 548 Ohms
3. Static power dissipation, Pd 2.5 mW
Figure 4.12 reproduces the circuit schematic of the folded cascode buffer.The DC transfer
characteristic of the circuit is shown in figure 4.13. We notice that in thesimulation, the
output saturates at an earlier value than predicted.
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Fig 4.12. Circuit diagram of the folded cascode buffer
Figure 4.14 shows the frequency response of the buffer. The 3-dB frequency
occurs at 54 MHz and this value conforms well with the predicted value of 55.7 MHz. A
pole-zero analysis performed on the circuit using Hspice confirmed thesetwo values.0
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Fig 4.14. Simulated frequency response of the buffer.
Figure 4.15 shows the large signal transient response of the circuit. A pulse input
with a peak-to-peak value of 2 V with rise and fall times of 5nswas applied to the circuit.
We notice that the output settles to within 1% of the final value in about 23ns on the rising
edge and in about 19 ns on the falling edge.47
Fig 4.15. Simulated large signal response of the buffer
We notice that the output voltage suffers noticeable slewrate limiting during its
rise time and to a lesser extent during its fall time. The slewrate of the buffer is limited by
the constant current source M5. The point worth noting is thatthe circuit achieves reduc-
tion in rise and fall times by redistributinga constant current.
Figure 4.16 shows the transient current waveforms in thetwo branches of the cir-
cuit. Notice the effect of the current gain between M2 and M3.When the input falls rap-
idly, the current through M1 decreases while thecurrent through M3 increases. And the
current mirror gain has resulted in an amplified discharging current through M2.Notice
that after the initial spike, i(Ml) reduces slowly causing theoutput to slew unlike the cur-
rent spike witnessed in the current feedback buffer. The circuit, though achieves signifi-
cant improvement in rise and fall times over that of a simplesource follower running at -tilt
same bias currents.48
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Fig 4.16. Transient current behaviors of the buffer.
Table 2: Simulated harmonic distortion for the folded cascode buffer
Frequency,
Hz THD, %
100 k 0.2
1M 0.2
10 M 0.4
60 M 9
The harmonic distortion of the bufferwas simulated at different frequencies for a
2V peak-to-peak sine wave. Table 2 shows the distortion values obtained forvarious fre-
quencies.This circuit's distortion at very high frequencieswas poor. The circuit exhibited
considerable slewing during rise time as can be noticed from fig. 4.11. Andthis caused
excessive distortion to occur at 60 MHz. A spectrum analysiswas performed on the output
of the buffer for input frequencies inexcess of 10 MHz. The second harmonic was of con-
siderable value indicating that the output was slewing.49
4.3.2Experimental Results.
The performance of the folded cascode buffer in thetest chip was also measured.
The measured DC gain was 0.92 which conformed well with thesimulated value. Figure
4.17 shows the measured DC transfer characteristic of the foldedcascode buffer. Notice
that the linear output swing of the buffer is about 2 volts.The dc shift of the buffer was
about -1.0 volt.
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Fig 4.17. Measured dc transfer characteristic of the buffer
Figure 4.18 shows the large signalresponse of the buffer. The input applied is a
square wave (the waveform at the top in the figure) of 2 V peak-to-peak value. Theoutput
of the buffer settled to within 1% of its final value in about80 ns on the rising edge and 40
ns on the falling edge. The smaller fall time is due to the current mirror gain betweentran-
sistors M2 and M3.
Figure 4.19 shows the spectrum analysis of theoutput. The input applied was a 2
volts peak-to-peak sine wave. Notice that the buffer is experiencingsecond order distor-
tion, indicating that it is slew rate limited. The slewrate limitation of the buffer can be
alleviated by replacing the constant currentsource M5 in figure 4.12 by a diode connected
transistor.50
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Fig 4.18. Measured large signal response of the buffer
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Fig 4.19. Measured output spectrum of the buffer51
Note that the gain of the buffer is close to its dc valueeven at frequencies as high
as 2 MHz. The signal generator could source only up to 2 MHz and hence the 3-dBband-
width of the buffer could not be measured. However,a simulation run with a load of 20 pF
showed that the buffer had a bandwidth of 13 MHz.
In order to evaluate the effect of the buffer in thetest circuits, the op-amp's fre-
quency response was simulated without the buffer. Since, theop-amp under test was a
folded cascode op-amp without an output stage, the measuredlow-frequency gain was 52
dB while the actual gain of the op-ampwas 56 dB. This discrepency was removed by the
inclusion of the buffer. A simulation of the test circuitwith the buffer gave the low-fre-
quency gain to be 55.7 dB which is close to the actual value.Chapter 5. Conclusions
5.1 Summary
52
This thesis described two enhanced slew rate buffers to be integrated withan op-
amp. These circuits facilitate accurate measurement of an op-amp's frequencyresponse.
Chapter 2 examined a frequency response measurement technique and itsdraw-
backs. At frequencies approaching the unity gain frequency of theop-amp, the relative
magnitudes of its output impedance and its gainresponse are such that a forward signal
path exists through the feedback resistor. This path introducesa zero into the closed loop
frequency response of the op-amp thereby altering its gain. The solutionto this problem is
to include a unity gain buffer in the feedback path of the test circuit. The chapteralso
listed the specifications of the buffer.
In chapter 3, two high speed buffers were described. Themost basic unity gain
buffer in CMOS technology, the source follower,was explained. The limitations of the
source follower in terms of speed and output swing trade-offs were delineated. Of thetwo
buffers, the first one used a current feedback mechanismto achieve increase in speed
while the second circuit used folded cascode techniques along withcurrent mirror gains to
achieve the increase in speed. DC and AC analyseswere performed to predict the gain, the
output resistance, the output swing and the bandwidth of the circuit.
The fourth chapter presented the simulation and the experimental results obtained.
The simulations were done using the circuits extracted from the layout thatwas sent to
Mosis for fabrication.
The current feedback buffer showed excellent conformity between the simulated
and the measured values. It exhibited very good settling behavior. At parasitic capacitive
loads as high as 20 pF, the output of the buffer was able to settle to within 1 % of its final53
value in 50 ns on both rising and falling edges. This indicatedan extremely fast settling of
the buffer at lower loads. At frequenciesas high as 2 MHz, the buffer experienced negligi-
ble slew rate limiting. This was noticed by analyzing thespectrum of the output of the
buffer. The second harmonic was almost 60 dB below that of thefirst harmonic giving low
distortion levels. The measured output swing of the bufferwas 2.3 volts which was
slightly smaller than the simulated value.
The folded cascode buffer matched the performance of thecurrent feedback buffer.
It had good linearity and output swing. Simulationson the buffer showed a 3-dB band-
width of about 54 MHz. The buffer hadan output resistance of about 550 Ohms which
again satisfied the requirements. The measured resultson the folded cascode buffer agreed
well with the simulated values. The measured dc gainwas 0.92. The folded cascode buffer
experienced some amount of slew rate limitingas shown by the spectrum analysis of the
output of the buffer.
The fourth chapter also discussed the testableop-amp integrated circuit that has
been fabricated. Digital control schemewas used to provide controllability and accessibil-
ity for each of the buffer circuits as wellas the op-amp under test. This allows each of the
circuits to be characterized separately. Using control signals,any one of the buffers can be
integrated with the op-amp and its gainresponse can be measured.
5.2 Future Work.
Resistors in the MOS technology are usually realized usingpolysilicon or diffu-
sion layers. The area of the resistor is calculated dependingupon the sheet resistance val-
ues of these layers. These values vary from process to process. Hence, it is difficultto
achieve high accuracy while fabricating MOS resistors. Secondly, forlarge resistances, the
area of the resistor will be large. The problems posed by the resistorscan be alleviated by
replacing the resistors with switched capacitors. Accurate capacitorratios can be realized
in MOS technology. A resistor R may be replaced byan equivalent switched capacitor (TI54
C) where T is the clock period. Some of the practical issues involvedare the stray capaci-
tance effects, clock feedthrough, charge injection and theop-amp characteristics. Different
circuit techniques have been devised to takecare of stray capacitance effects. Clock
feedthrough and charge injection occur due to the parasitic capacitancesand the channel
charges in the transistors which are switchedon and off periodically. The op-amp charac-
teristics decide the clock frequency. The clock frequency dependsupon the settling time
and the bandwidth of the op-amp. The buffer circuits have been designedand simulated
with capacitive loads as high as 5 pF. They have shownvery good performance making
them useful for switched capacitors also.
In an analog system containing severalop-amps, the same test circuit may be used
to characterize the gain response of all the op-amps. The test circuitmay be switched from
one op-amp to the other using digital control and transmission gates. This involvesvery
minimal circuit overhead but allows us touse the same test circuitry to test many modules.
Two simple, accurate tests to measure the gain bandwidth and theslew rate of the op-amp
are described in [5]. These tests do not require any test inputs andare particularly suited
for testing analog circuits using digital testers. Using thesetests and the frequency
response measurement incorporating the buffers, the op-amp can be completely character-
ized.
In equation (9) in chapter 3, we deriveda relationship between i2 and ii, for the
current feedback buffer. The equation is reproduced here again:
7gm4gm6
12 =iL7 gm4g m6+g m3 (gm4+ gm6)
Suppose that we need to make the gain from ii, to i2 to be 1. Wecan achieve this either by
increasing the current gain between transistors M2 and M5 (ref fig. 3.4)or by decreasing
the value of gno. In the circuit of the current feedback buffer,we can see that the nodes 1
and 3 are low impedance nodes. By making node 1a high impedance node, we can reduce55
gm3 or by making node 3 a high impedance node, the current mirror gaincan be increased.
Node 3 may be made a high impedance node by replacing M5 witha current source. Then
if the current through M1 is held constant (ref fig. 3.5),we see that i2 = ii., + C, where C is
a constant. Since, the current iL is injected at a very low impedance node, transistorM1
can be biased such that current il remains constant. Under these conditons, the circuitcan
be said to perform the function ofa current conveyor. The input current may be injected
either from a voltage source with asource resistance or a current source. Initial simula-
tions showed that the circuit exhibited good linearity. The voltageat the source of M1 var-
ied by only 0.1 V and as a result itwas constant. Further work can be done to realize a
high linearity current conveyor. A currentconveyor is a versatile and useful building block
in current mode circuits [8], [9].56
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Appendix A. Hspice listings.
*****************************************************************
CURRENT FEEDBACK BUFFER
The Hspice operating point output file. Contains the input spice
deck, operating point node voltages, nodal capacitances, static
power dissipation, operating point information for each of the
transistors and small-signal transfer characteristics.
*****************************************************************
******input listing
.subckt posbuff in_buff out_buff bias vdd vss
* (input output bias vdd vss )
* devices:
ml 1 in_buff out_buff out_buff mosisl_n 1=2u w=40u ad=200p
+as=200p pd=90u ps=90u
m2 out_buff 5 vss vss mosisl_n 1=2u w=40u ad=200p as=200p pd=90u
+ps=90u
m3 1 1 vdd vdd mosisl_p 1=2u w=72u ad=360p as=360p pd=154u
+ps=154u
m4 vdd 1 6 6 mosisl_n 1=2u w=44u ad=220p as=220p pd=98u ps=98u
m5 5 5 vss vss mosisl_n 1=2u w=6u ad=30p as=30p pd=22u ps=22u
m6 6 7 5 vdd mosisl_p 1=2u w=44u ad=220p as=220p pd=98u ps=98u
m7 7 7 8 vdd mosisl_p 1=2u w=44u ad=220p as=220p pd=98u ps=98u
m8 7 bias vss vss mosisl_n 1=4u w=24u ad=120p as=120p pd=58u
+ps=58u
m9 vdd 9 8 8 mosisl_n 1=2u w=44u ad=220p as=220p pd=98u ps=98u
m10 9 9 vdd vdd mosisl_p 1=2u w=72u ad=360p as=360p pd=154u
+ps=154u
mll 9 bias vss vss mosisl_n 1=2u w=40u ad=200p as=200p pd=90u
+ps=90u
* lumped capacitances:
cl 1 0 89.1f
c2 vdd 0 199f
c3 vdd 1 1.2f
c4 out_buff 0 46 2f
c5 out_buff 1 2.03f
c6 vss 0 89.2f
c7 vss 1 7.21f
c8 vss out_buff 0 958f
c9 5 0 35f
c10 5 1 0.272f
cll 5 vdd 0.355f
c12 5 out_buff 1 73f
c13 5 vss 0.125f
c14 6 0 55.1f
c15 6 1 0.0125f
c16 6 vdd 1.87f
c17 65 2.33f
c18 7 0 47.5f
c19 7 1 0.544f
c20 7 vdd 0.947f
c21 7 vss 0.29f
c22 75 0.438f
c23 76 3.81f
c24 80 50.4f58
c25 8 vdd 1.92f
c26 86 0.85f
c27 8 7 1.51f
c28 90 58.7f
c29 9 1 0.544f
c30 9 vdd 2.04f
c31 9 vss 0.5f
c32 9 6 1.16f
c33 9 7 0.0667f
c34 9 8 3.88f
c64 in_buff 0 9.26f
c65 in_buff 1 1.3f
c66 bias 0 16.2f
c67 bias 1 0.544f
c68 bias 7 0.296f
c69 bias 9 0.296f
.ends posbuff
xl in outl bias vdd vssl posbuff
*vi in 0 dc 0 ac 1
vi in 0 dc 0
*vi in 0 pulse(-1.0 1.0 5ns 5ns 5ns 4Ons 8Ons)
*vc ctrl 0 0
*vi in 0 sin(0 1 1e7 000)
vb bias 0 dc -1.5
vd vdd 0 2.5
*vs vss 0 -5
vsl vssl 0 -2.5
op
.tf v(outl) vi
.include '//bifur/users/gnk/mosis/models/hdr'
*.dc vi -2.5 2.5 0.1
*.trap ins 300ns
*.four le7 v(outl)
*.ac dec 10 1 200meg
*.pz v(outl) Vi
cl outl 0 5pf
.end
*****************************************************************
maximum nodal capacitance=5.319E-12 on node 0:outl
*****************************************************************
total voltage source power dissipation=2.14097e-03 watts
*****************************************************************
**** mosfets
element 1:m1
model 0:mosisl_n
id 1.91349e-04
ibs 0.
ibd -4.5397e-14
1.057992
2.269851
0.
0.563739
0.359356
6.93846e-04
3.7893e-05
1.96292e-04
vgs
vds
vbs
with
vdsat
gm
gds
gmb
1:m2
0:mosisl_n
1.91349e-04
0.
-2.88402e-14
1.107115
1.442008
0.
0.590054
0.376789
6.63872e-04
4.27824e-05
1.91809e-04
1:m3
0:mosisl_p
-1.91349e-04
0.
5.15256e-14
1.288140
1.288140
0.
0.663985
0.510222
5.48936e-04
4.14672e-05
1.32708e-04
1:m4
0:mosisl_n
2.12228e-05
0.
-3.97764e-14
0.700683
1.988823
0.
0.570615
9.89443e-02
2.35872e-04
9.05346e-06
6.97536e-05cgs 4.50914e-14 4.51592e-148.189e-1414 2.09512e-14
59
element 1:m5 1:m6 1:m7 1:m8
model 0:mosisl_n 0:mosislp 0:mosislp 0:mosisl_n
id 2.12228e-05-2.12228e-05-1.66544e-051.66544e-05
ibs 0. 7.78578e-14 3.96204e-14 0.
ibd -1.10711e-143.97764e-14 6.3346e-144-1.83270e-14
vgs 1.107115 -0.725581 -1.186286 1.000000
vds 1.107115 -1.904062 -1.186286 1.832696
vbs 0. 1.988823 1.981019 0.
vth 0.648676 -0.943481 -0.975403 0.695798
vdsat 0.331056 -0.207654 -0.186554 0.228212
gm 8.36355e-051.56791e-04 1.33297e-041.00018e-04
gds 5.30369e-068.53472e-06 7.65924e-061.62473e-06
gmb 2.83713e-051.68807e-05 1.45657e-053.90550e-05
cgs 6.51703e-152.09638e-14 4.20080e-14 5.13635e-14
element 1:m9 1:m10 1:m18
model 0:mosisl_n 0:mosislp0:mosisl_n
id 1.66544e-05-1.98968e-04 1.98968e-04
ibs 0. 0. 0.
ibd -3.96204e-14 5.20372e-147.39814e-14
vgs 0.680085 -1.300933 1.000000
vds 1.981019 -1.300933 3.699067
vbs 0. 0. 0.
vth 0.570861 -0.663452 0.523363
vdsat 8.33094e-02 -0.520651 0.344593
gm 2.0149e-4 5.58248e-047.45742e-04
gds 7.50992e-064.25384e-05 3.12464e-05
gmb 5.97462e-051.34806e-04 2.01678e-04
cgs 2.09512e-148.19076e-14 4.495e-14
*****************************************************************
**
**** small-signal transfer characteristics
v(outl)/vi = 0.9222
input resistance at vi =1.000e+20
output resistance at v(outl) =641.2416
*****************************************************************60
*****************************************************************
FOLDED CASCODE BUFFER
The Hspice operating point output file. Contains the input spice
deck,operating point node voltages, nodal capacitances, static
power dissipation, operating point information for each of the
transistors and small-signal transfer characteristics.
*****************************************************************
******input listing
* devices:
ml 1 in out out mosisl_n 1=2u w=50u
+ as=150p ad=150p ps=110u pd=110u
m2 out 6 vss vss mosisl_n 1=2u w=20u
+ ad=100p as=100p pd=50u ps=50u
m3 6 6 vss vss mosisl_n 1=2u w=l0u
+ ad=30p as=30p pd=22u ps=22u
m4 6 7 1vdd mosislp 1=2u w=16u
+ ad=80p as=80p pd=42u ps=42u
m5 1 4 vdd vdd mosisl_p 1=2u w=60u
+ ad=300p as=300p ps=130u pd=130u
m6 8 8 vdd vdd mosisl.p 1=2u w=60u
+ as=300p ad=300p ps=130u pd=130u
m7 7 7 8vdd mosislp 1=2u w=8u
+ ad=40p as=40p pd=26u ps=26u
m8 7 bias vss vss mosisl_n 1=4u w=28u
+ ad=140p as=140p pd=66u ps=66u
m9 4 bias vss vss mosisl_n 1=4u w=l0u
+ ad=50p as=50p pd=30u ps=30u
m10 4 4 vdd vdd mosislp 1=2u w=12u
+ ad=60p as=60p pd=34u ps=34u
* lumped capacitances:
cl 1 0 54.6f
c2 vdd 0 124f
c3 vdd 1 0.75f
*c4 out 0 48f
c5 out 1 1.23f
c6 4 0 30.9f
c7 4 1 6.08f
c8 4 vdd 0.15f
c9 vss 0 61.7f
c10 vss out 0.25f
cll 60 19.8f
c12 6 1 0.313f
c13 6 vdd 0.24f
c14 6 4 0.897f
c15 6 vss 0.075f
c16 7 0 31f
c17 7 vdd 0.2f
c18 7 4 0.0222f
c19 7 vss 0.275f
c20 76 0.471f
c21 80 37.4f
c22 8 vdd 1.33f
c23 8 7 0.645f
c41 in 0 11.5f
c42 in out 1.33f61
c43 bias 0 20.4f
c44 bias vss 0.296f
c45 bias 6 0.287f
c46 bias 7 0.592f
vi in 0 dc 0
*vi in 0 pulse (-1 1 5ns 5ns 5ns 4Ons 8Ons)
*vi in 0 sin(0.2 1 le7 0 00)
*vi in 0 dc 0 ac=1
vb bias 0 dc -0.9
vd vdd 0 dc 2.5
vs vss 0 dc -2.5
cl out 0 5pf
.op
.tf v(out) vi
.dc vi -2.5 2.5 0.1
*.tran ins 8Ons
*.ac dec 10 1 1000meg
*.plot ac vdb(out) vp(out)
*.pz v(out) vi
.include '//bifur/users/gnk/mosis/models/hdr'
.end
*****************************************************************
maximum nodal capacitance=5.104E-12 on node 0:out
*****************************************************************
total voltage source power dissipation=2.54123e-03 watts
*****************************************************************
**** mosfets
element 0:ml
model
id
ibs
ibd
vgs
vds
vbs
vth
vdsat
gm
gds
gmb
cgs
0:m2
0:mosisl_n0:mosisl_n
2.11435e-04
0.
-1.59978e-14
1.048117
1.599777
0.
0.573109
0.348838
7.98543e-04
4.84769e-05
2.21941e-04
5.68984e-14
element 0:m5
model 0:mosislp
id -3.09865e-04
ibs 0.
ibd 1.94834e-14
vgs -1.502655
vds -1.948339
vbs 0.
vth -0.632035
vdsat -0.703532
gm 6.21586e-04
gds 5.07917e-05
0:m3
0:mosisl_n
0:m4
0:mosisip
2.11435e-04
0.
-1.45188e-14
9.84301e-05
0.
-1.39746e-14
-9.84301e-05
1.94834e-14
3.60254e-14
1.397461 1.397461 -1.947804
1.451883 1.397461 -1.654200
0. 0. 1.948339
0.589728 0.611511 -0.955321
0.571621 0.554148 -0.830468
4.57813e-042.20384e-041.71599e-04
3.73456e-05 1.76904e-051.67482e-05
1.27505e-04 6.58267e-052.01737e-05
2.27311e-14 1.11843e-141.84275e-14
0:m6
0:mosislp
-1.43408e-04
0.
1.24526e -14-
0:m7
0:mosisl_p
-1.43408e-04
1.24526e-14
3.89614e-14
0:m8
0:mosisl_n
1.43408e--O-4
0.
1.10386e-14
1.245264 2.650880 1.600000
-1.245264 -2.650880 1.103856
0. 1.245264 0.
-0.661139 -0.846757 0.698572
-0.480421 -1.426485 0.669324
4.40201e-04
3.25219e-05
1.26918e-04
1.59790e-05
3.00305e-04
1.21965e-0562
gmb
cgs
1.43030e-04
6.98497e-14
1.04304e-041.86240e-051.09325e-04
6.95523e-148.93340e-156.17597e-14
element 0:m9 0:m10
model 0:mosisl_n 0:mosisl_p
id 5.49727e-05 -5.49727e-05
ibs 0. 0.
ibd 3.49734e-14 1.50266e-14
vgs 1.600000 -1.502655
vds 3.497345 -1.502655
vbs 0. 0.
with 0.711879 -0.658671
vdsat 0.650258 -0.678520
gm 1.16853e-04 1.14362e-04
gds 2.43034e-06 9.84473e-06
gmb 4.43753e-05 2.75901e-05
cgs 2.15935e-14 1.35036e-14
*****************************************************************
**** small-signal transfer characteristics
v(out)/vi = 0.9235
input resistance at vi =1.000e+20
output resistance at v(out) =548.3234
*****************************************************************rl_BUFF
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